A pipelined Symmetric FIR (Finite Impulse Response) filter implementation in Verilog HDL.